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CMOS Fabrication
 CMOS transistors 
are fabricated on 
silicon wafer
 Lithography process 
similar to printing 
press
 On each step, 
different materials 
are deposited or 
etched
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Inverter Cross-section
 Typically use p-type substrate for nMOS transistor
– Requires n-well for body of pMOS transistors
– Several alternatives: SOI, twin-tub, etc.
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Well and Substrate Taps
 Substrate must be tied to GND and n-well to VDD
 Metal to lightly-doped semiconductor forms poor 
connection called Shottky Diode
 Use heavily doped well and substrate contacts / taps
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Inverter Mask Set
 Transistors and wires are defined by masks
 Cross-section taken along dashed line
CMOS VLSI DesignFabrication and Layout Slide 6
Fabrication Steps
 Start with blank wafer
 Build inverter from the bottom up
 First step will be to form the n-well
– Cover wafer with protective layer of SiO2 (oxide)
– Remove layer where n-well should be built
– Implant or diffuse n dopants into exposed wafer
– Strip off SiO2
p substrate
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Oxidation
 Grow SiO2 on top of Si wafer
– 900 – 1200 C with H2O or O2 in oxidation furnace
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Photoresist
 Spin on photoresist
– Photoresist is a light-sensitive organic polymer
– Softens where exposed to light
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Lithography
 Expose photoresist through n-well mask
 Strip off exposed photoresist
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Etch
 Etch oxide with hydrofluoric acid (HF)
– Seeps through skin and eats bone; nasty stuff!!!
 Only attacks oxide where resist has been exposed
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Strip Photoresist
 Strip off remaining photoresist
– Use mixture of acids called piranah etch
 Necessary so resist doesn’t melt in next step
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n-well
 n-well is formed with diffusion or ion implantation
 Diffusion
– Place wafer in furnace with arsenic gas
– Heat until As atoms diffuse into exposed Si
 Ion Implanatation
– Blast wafer with beam of As ions
– Ions blocked by SiO2, only enter exposed Si
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Strip Oxide
 Strip off the remaining oxide using HF
 Back to bare wafer with n-well
 Subsequent steps involve similar series of steps
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Polysilicon
 Deposit very thin layer of gate oxide
– < 20 Å (6-7 atomic layers)
 Chemical Vapor Deposition (CVD) of silicon layer
– Place wafer in furnace with Silane gas (SiH4)
– Forms many small crystals called polysilicon
– Heavily doped to be good conductor
Thin gate oxide
Polysilicon
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Polysilicon Patterning
 Use same lithography process to pattern polysilicon
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Self-Aligned Process
 Use oxide and masking to expose where n+ dopants 
should be diffused or implanted
 N-diffusion forms nMOS source, drain, and n-well 
contact
p substrate
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N-diffusion
 Pattern oxide and form n+ regions
 Self-aligned process where gate blocks diffusion
 Polysilicon is better than metal for self-aligned gates 
because it doesn’t melt during later processing
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N-diffusion
 Historically dopants were diffused
 Usually ion implantation today
 But regions are still called diffusion
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N-diffusion
 Strip off oxide to complete patterning step
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P-Diffusion
 Similar set of steps form p+ diffusion regions for 
pMOS source and drain and substrate contact
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Contacts
 Now we need to wire together the devices
 Cover chip with thick field oxide
 Etch oxide where contact cuts are needed
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Metallization
 Sputter on aluminum over whole wafer
 Pattern to remove excess metal, leaving wires
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How transistor looks like
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Silicon oxide interface
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A Modern CMOS Process
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Advanced metalization
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Advanced metalization
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Bonding
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Design rules
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Intra-Layer Design Rules
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Transistor layout
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Vias and contacts
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CMOS inverter layout
